Silicon Product & Test Engineer
crypto:applicationengineeringIC412003 Hardware - Proto
Compensation
Not disclosed
Proto is accelerating the world's transition to an open economy with products that increase access and independence for everyone. We're building Bitkey, a simple and safe self-custody bitcoin wallet that will put customers in control, as well as hardware and software that will help decentralize bitcoin mining and enable new and innovative use cases for bitcoin mining. We're developing these products in the open - you can read more about them at bitkey.build and mining.build . Within Proto, our Bitcoin Products team delivers the product and go-to-market strategy, software, firmware, and custom silicon needed to make Bitkey and our ambitious mining initiatives a reality. Come build the future of money with us!
The Role
We are looking for a Product & Test Engineer to drive post-silicon productization of our bitcoin mining ASICs from silicon bring-up through high-volume manufacturing. This role spans silicon characterization, yield optimization, test strategy development, correlation across multiple platforms, and system-level performance optimization.
This is a highly cross-functional role working across ASIC Design, ATE, Bench, Systems, Reliability, Foundry, and OSAT partners. The ideal candidate is hands-on, data-driven, comfortable operating in ambiguity, and excited about building and scaling complex hardware products in a fast-moving environment.
You Will
Drive post-silicon bring-up, characterization, qualification, and productization activities from first silicon through mass production.
Develop and optimize wafer sort (CP) and final test (FT) screening strategies to improve power, performance, yield, quality, and DPPM.
Develop, debug, and maintain ATE test programs and screening methodologies for advanced-node ASICs.
Define and execute characterization plans across process, voltage, and temperature (PVT) conditions.
Perform silicon data analysis across CP, FT, Bench, and System platforms to improve correlation and optimize system-level performance.
Dri